HARDWARE AND SOFTWARE IMPROVEMENTS TO A PACED DATA ACQUISITION SYSTEM FOR TURBOMACHINES

Patrick Anthony McCarville



NAVAL POSTGRADUATE SCHOOL Monterey, California



THESIS

HARDWARE AND SOFTWARE IMPROVEMENTS TO A PACED DATA ACQUISITION SYSTEM FOR TURBOMACHINES

by

Patrick Anthony McCarville

June 1981

Thesis Advisor:

R. P. Shreeve

Approved for public release; distribution unlimited

Tacoo



REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
REPORT NUMBER	. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
Hardware and Software Improve Paced Data Acquisition System Turbomachines		5. TYPE OF REPORT & PERIOD COVERE Master's Thesis; June 1981 6. PERFORMING ORG. REPORT NUMBER
Patrick Anthony McCarville		8. CONTRACT OR GRANT NUMBER(s)
Naval Postgraduate School Monterey, California 93940		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS
Naval Postgraduate School Monterey, California 93940		June 1981 13. NUMBER OF PAGES 69
Naval Postgraduate School Monterey, California 93940	from Controlling Office)	Unclassified 15. DECLASSIFICATION/DOWNGRADING SCHEDULE

STRIBUTION STATEMENT (of this Report)

Approved for public release; distribution unlimited

- 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)
- 18. SUPPLEMENTARY NOTES
- 19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Programmable; synchronized sampling; digital phase lock loop, direct memory access

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

Modification of the phase lock loop synchronizing circuits and of the method of input/output communication used in a synchronized data sampling system, are reported. A device known as PACER which used an analog phase lock loop for synchronization and produced a non linear set of synchronizing pulses, was modified to use a CMOS digital phase lock loop, resulting in a linear set of pulses. The associated programming which controlled the data



SECURITY CLASSIFICATION OF THIS PAGE/Ween Rote Entered

acquisition process and sequencing, was changed to use the direct memory access feature of the system computer. This enabled data, from high response pressure transducers mounted in a turbomachine, to be taken once every rotor revolution rather than once every ten revolutions. A user's manual for paced data acquisition is included.

2



Approved for public release; distribution unlimited

Hardware and Software Improvements to a Paced Data Acquisition System for Turbomachines

by

Patrick Anthony McCarville Lieutenant Commander, United States Navy B.S., University of New Mexico, 1972

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN AERONAUTICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL June 1981



ABSTRACT

Modification of the phase lock loop synchronizing circuits and of the method of input/output communication used in a synchronized data sampling system, are reported. A device known as PACER which used an analog phase lock loop for synchronization and produced a non linear set of synchronizing pulses, was modified to use a CMOS digital phase lock loop, resulting in a linear set of pulses. The associated programming which controlled the data acquisition process and sequencing, was changed to use the direct memory access feature of the system computer. This enabled data, from high response pressure transducers mounted in a turbomachine, to be taken once every rotor revolution rather than once every ten revolutions. A user's manual for paced data acquisition is included.



TABLE OF CONTENTS

I.	INT	RODUCTION	10
II.	PACI	ED DATA ACQUISITION SYSTEM DESCRIPTION	13
	Α.	GENERAL DESCRIPTION	13
	В.	SYSTEM SOFTWARE	15
		1. RTE-IVB Operating System	15
		2. System Test and Operation Program	16
	C.	SYSTEM HARDWARE	17
		1. Hewlett Packard HP21 MX Computer	17
		2. Hewlett Packard HP5610 A A/D Converter	18
		3. PACER	19
III.	CHAN	NGES TO PACER HARDWARE	20
IV.	CHAN	NGE TO ACQUISITION SOFTWARE	22
	Α.	METHODS OF INPUT/OUTPUT	22
	В.	INCORPORATION OF DMA	22
V.	RESU	JLTS	24
	Α.	LINEARITY TEST	24
	в.	AUTO LOCK-ON TEST	25
	c.	TEST OF ACQUISITION TIME	25
VI.	CONC	CLUSIONS AND RECOMMENDATIONS	27
APPE	NDIX	A: HARDWARE DESIGN DETAILS	43
APPE	NDIX	B: SOFTWARE DETAILS	47
APPE	NDIX	C: PACED DATA ACQUISITION USERS MANUAL	61
LIST	OF F	REFERENCES	68
INIT	IAL I	DISTRIBUTION LIST	69



LIST OF TABLES

I.	CALL EXEC Parameters	29
II.	Data Acquisition Times	30
III.	Components used in PACER	30
C-1	Paced Data Output from Program A2D	65



LIST OF FIGURES

1.	Paced Data Acquisition System Components	31
2.	Schematic of PACER	32
3.	Original and Revised PACER Circuits	33
4.	CD4046 PLL Circuit Detail	34
5.	EXEC CALL Flow Diagram	35
6.	PACER Test Chassis	36
7.	PACER Front Panel	37
8.	Pulse Trains at Counter Bl for Analog & Digital PLL Circuits	38
9.	Paced I/O Request Flow Diagram	39
.0.	Data Acquisition and Test Equipment	40
1.	Ramp Test Data from Original PACER	41
2.	Ramp Test Data from Revised PACER	42
21	Data Acquisition and Test Equipment	66
2	Cable Connections for Test Data Acquisition	67



LIST OF SYMBOLS AND ABBREVIATIONS

SYMBOLS

A Driver Amplifier
B 4-Bit binary counter
C Comparator
F Buffer Amplifier
U AND gate

L Latching Flip Flop
D Delay Flip Flop

I Inverter

17₈ PACER I/O controller port 11₈ A/D I/O controller port

ABBREVIATIONS

A/D Analog-to-Digital

I/O Input-Output

RTE Real-Time Executive

1/Rev Once per Revolution

1/BL Once per Blade Passage

PLL Phase Lock Loop

CMOS Complementary Metal Oxide Semiconductor

TTL Transistor-Transistor Logic

DMA Direct Memory Access

DCPC Dual Channel Port Controller

TP Test Point



ACKNOWLEDGEMENT

To my thesis advisor, Dr. Raymond P. Shreeve, goes my sincere appreciation for his steadfast moral and technical support. Without his timely and intuitive guidance, this project would not have culminated in the results reported herein.

Secondly, to Mr. Jack King goes credit for the fine workmanship resulting in the circuits built and tested for this report. His expertise in the field of electronics was an invaluable aid in the completion of this work.

Finally, to Mr. Alan McGuire goes my gratitude for his most professional work in the drawings and figures completed for this report.



I. INTRODUCTION

The device described herein and referred to as the "PACER" is part of a computer controlled data acquisition system in use at the Turbopropulsion Laboratory at the U.S. Naval Postgraduate School. It is an electronic interface unit built of solid state and integrated circuit components. The PACER was designed to allow the acquisition of data from high response transducers mounted in the case of rotating machines to be synchronized with respect to rotor position. Using the PACER, the analog to digital conversion of the data from a particular transducer can be programmed to occur at any position of the rotor with respect to the transducer, independent of rotor speed.

The PACER was first designed and built in a "bread board" configuration in 1976 by James C. West as described in Reference (1). U.S. patent no. 4,181,962 was issued for the PACER on January 1, 1980. The present hardware configuration of PACER involves minor but important changes which improve its performance and are documented in this report.

The original PACER made it difficult for the typical user to acquire accurate data in a reasonable amount of time for the following three reasons:

(1) The timing pulses generated within PACER were not always spaced linearly in time between blade pair



- synchronizing pulses. This resulted in data which in some cases was subtly distorted, and in other cases appeared to have noise riding on it.
- (2) The range over which the PACER could follow rotor

 RPM changes and remain synchronized was limited to

 approximately + 15% of the initial RPM at which the

 PACER was set to take the data. This required re
 peated, and somewhat involved, manual adjustment

 of an RPM "lock-on" procedure to acquire data at

 different speeds.
- (3) The rate at which data could be taken was limited below the desired rate. This meant that rather than being able to sample data on every revolution of the rotor, the system was only capable of taking data once every 8 to 10 revolutions, depending on RPM.

The methods used to improve the performance of the PACER fall into two areas, hardware and software. Hardware changes were used to improve PACER linearity, eliminate manual lock-on procedures, and increase speed-following range. A change in acquisition software was used to increase the rate at which data could be taken.

The change in PACER hardware consisted of replacing the original analog 562 phase lock loop with a CMOS digital phase lock loop and eliminating the discrete components forming the coupling circuit in the PLL feedback path. The change to acquisition software involved use of the DMA (direct memory



access) feature of RTE-IVB system software [Ref. 2] which is incorporated in the I/O driver written for the PACER.

As a result of the hardware and software changes which were made, all of the limitations described above were eliminated. The improvement in PACER performance was verified using test programs and rotating machine signal simulation circuits which enabled controlled test techniques to be employed.

In the following section of this report a description of the entire paced data acquisition system is given. Section III describes the changes made to PACER hardware and the effects of those changes, while Section IV describes the change to acquisition software. In Section V the results of the changes are verified with a report of the system tests. Section VI lists conclusions and recommendations for further system development. Appendix A contains detailed hardware circuit design figures and Appendix B details the software programs - both acquisition FORTRAN and system assembly language drivers. Finally Appendix C is a step by step system users manual for paced data acquisition.



II. PACED DATA ACQUISITION SYSTEM DESCRIPTION

A. GENERAL DESCRIPTION

Components of the system are shown schematically in Figure 1 and details of the circuits, including the modifications made in the present work are shown in Figures 2-4. The PACER acts as a secondary controller on the interface between the Hewlett-Packard HP 21-MX computer and the A/D converter. Referring to Fig. 1, in a normal (not paced) data taking sequence, the 21MX would call on the A/D converter to take an analog data sample, convert it to digital, and output it to the computer memory. Since the computer program execution cannot be synchronized to the rotation of the machine shaft, the data sample would be from a random, unidentified point.

In a paced data acquisition sequence, the PACER provides the timing control to the 21MX computer. After the 21 MX computer passes a word (IBLADE) to the PACER defining the desired position, the PACER acts as an intermediary. It intercepts the computer command to the A/D converter, tells the computer that the A/D converter is in the process of acquiring the data, then sends a command pulse to the A/D converter at a time synchronized to the desired position in the cycle of the rotation of the machine.



The sequence of events for paced data acquisition using the software developed in the present work is as follows:

- (1) The user enters the main program (which was written to be used for system testing or for data acquisition).
- (2) The main program prompts the user for information regarding the (rotor) position(s) desired at which to start taking data points. This information defines the integer IBLADE.
- (3) The main program calls the PACER, passes IBLADE to the PACER, and receives rotation speed (IRPM) from the PACER. Control then returns to the main program.
- (4) The main program calls the A/D converter telling it to take a number of data samples (N) (at the desired point). When complete, control is returned to the main program.
- (5) If a survey of positions (for example, across a pair of blade passages) has been programmed using a DO loop, the main program repeats steps (2) and (3), incrementing IBLADE each time until the loop is finished.
- (6) When all data have been taken and stored in the computer memory, the main program converts the digital data (which are binary whole numbers) to decimal values scaled appropriately to the ± 1.0 volt range of the A/D converter. As programmed, it then outputs that data to the desired peripheral(s) (i.e. the printer, plotter, or terminal).



B. SYSTEM SOFTWARE

The software used in the data acquisition should be viewed as consisting of two separate parts, the RTE-IVB operating system which is generated in-house following standard procedures supplied by Hewlett-Packard, and the system test and operation FORTRAN program which may be modified at any time by the user operating in the RTE-IVB system.

1. RTE-IVB Operating System

The RTE-IVB (Software) Operating System is generated (and can be regenerated) by the System Manager in a process which "configures" the System for the particular set of (I/O) devices which the computer must address [Ref. 3]. RTE-IVB permanently resides on disc and is automatically loaded when the system is turned on. It consists of a collection of software modules which perform system resource management, operator requests for utility programs (FORTRAN compiler, file editor, etc.), and user program scheduling for time sharing [Ref. 4]. RTE-IVB is visible to the user through interaction at the terminal. It allows multi-programming through its scheduling modules so that more than one user's program may be active at a time. The input/output (I/O) drivers are a set of modules in the RTE-IVB System. They are the software routines which control the input and output communication between the user's program and addressed peripheral devices. The drivers enable efficient use of peripherals which act at different speeds by allowing one or more fast I/O requests to be



processed while waiting for a request from a slow peripheral device to be completed. A driver written for the PACER (DVR.70) and a driver written for the A/D converter (DVR.56) are part of RTE-IVB and are listed in Appendix B.

2. System Test and Operation Program

The system test and operation program (A2D) is a FORTRAN program written and used in the course of the present work. A listing and flow diagram are given in Appendix B. Program A2D converts the user's requests, which are entered at the terminal, to the parameters required by the RTE-IVB I/O drivers. It is an interactive program consisting of two parts. The first part, a system test (subroutine ADTES), is entered if the user wants to carry out a test of the paced data acquisition system simply to ensure that all components are operating correctly. The second part, (Subroutine RPACE), is executed if paced data is to be acquired from a test rig. Both the "test" and "operation" portions of A2D use the FORTRAN statement "CALL EXEC" to enter the appropriate driver. The CALL EXEC statement, with its accompanying parameters, transfers control from the FORTRAN program to the assembly language driver for the device requested. A simplified flow diagram of the CALL EXEC routine is shown in Figure 5. driver initiates the input or output task as specified in the parameters which it received. If the task is for "output", after the task is initiated control may return to the calling FORTRAN program or another user's program. If the task



requires "input", then control may be passed to another program, but not back to the calling program, since the calling program must have an input value to continue executing. This permits efficient use of the computer's time, which is essential for multi-programming, while waiting for a slow peripheral device to complete its cycle of operation.

C. SYSTEM HARDWARE

The hardware devices used in paced data acquisition are the HP-21MX computer with printer, its magnetic disc, plotter, and terminal, the HP 5610A A/D converter and the PACER.

1. Hewlett Packard HP 21 MX Computer

The HP 21 MX is a (Micro-programmable) mini-computer having 128 machine instructions and 32K of logical main frame memory. In the present configuration a 20 megabyte capacity disc and disc operating system are an integral part of the system. A detailed description of the computer is given in Reference 2.

An important feature which is typical of computers of this size is the input-output structure. With a limited number of relatively slow I/O devices to be serviced, the computer can communicate with all devices through a single port known as the I/O bus. Each device requires its own I/O interface on the bus. The interface acts as a filter and ensures that output information is received only by the device designated to receive it and that input information is put



on the bus from only one device at a time. The I/O software drivers control the I/O hardware interfaces by commands to either "turn-on" or "turn-off".

2. Hewlett Packard HP 5610A A/D Converter

The HP 5610A analog-to-digital converter accepts analog data input on up to sixteen different channels and under computer controlled multiplexing converts to a 10 bit binary data output. With an input conversion aperture of 50 nanoseconds, rapidly changing signals (100 KHz) can be converted accurately. The HP 5610A can operate in one of six modes as described in Reference 5. Currently the paced data acquisition system uses the "random access mode" in which a specific channel is sampled on receipt of a command word and an encode command pulse from the 21 MX computer. The command word tells the A/D converter which mode of operation to use and which channel number to sample. The encode command pulse triggers the data conversion to start 2 µsec later. The data conversion itself is finished in a total time of 10 µsec. Using computer-issued encodes, which is the mode required for paced data, the sample cycle time is 20 usec. Hence data can be converted at rates of up to 50,000 samples per seconds, depending on how rapidly each successive command word is received.

The other mode which is used only for non-paced data is the Free Run, Random Access mode. In this mode the command word is required as before, but no encode command is



needed from the computer. The A/D converter simply converts data as fast as it can (100,000 samples per second) on the selected channel. This mode is not addressed further in this report.

3. PACER

A schematic of the PACER is shown in Figure 2. In its original form, a detailed description of the internal operation is given in Ref. 1. The PACER consists of two major sections, an "RPM counting section" and a "synchronized command pulse section". The "RPM counting section" continuously counts the number of 250 KHz time base pulses that occur between the once-per-revolution pulses received from the test rig. This number of counts is available as an output (IRPM) from the PACER on every revolution cycle.

The "synchronized command pulse" section is the heart of the PACER. It uses a phase lock loop to generate 256 pulses within each pair of blade passages (i.e. 128 pulses from blade #1 to blade #2 and 128 pulses from blade #2 to blade #3). At the same time, these pulses are counted and compared with the programmed data conversion location specified in IBLADE. When the comparison is true, a command to the A/D converter (A/D Device Command) is generated. Thus a command to convert a data sample is synchronized with a desired position of the rotation rotor in the machine.



III. CHANGES TO PACER HARDWARE

In order to determine the cause of the non-linearity in the PACER, a test chassis was built to provide easy access to the four circuit boards and to allow modifications to be attempted without interference to the working unit. test chassis is shown in Figure 6. It is electrically identical to the system PACER shown in Figure 7 and uses the same four circuit boards. Using the test PACER with an oscilloscope it was possible to examine the wave forms, at any point in the PACER circuit. In so doing, it was found that even with the lock-on procedure recommended in Reference 1, the output pulses from the PLL (256 Fo/2) were not always linearly spaced between the beginning and end of the input pulses (Fo/2). This non-linearity is seen in the oscilloscope traces shown in Figure 8, which shows the signal at counter Bl. At counter Bl the pulse frequency is 1/32 of the output frequency of the PLL which allows the non-linearity to be obvious to the eye. It was further noted that a deviation of as little as 3° from the ideal 270° phase relation called for in Reference 1, caused non-linear spacing and excessive unsteadiness ('jitter') of the pulses into counter These problems were inherent in the 562N PLL when used with digital waveforms because an analog phase comparator was used in that particular circuit [Ref. 6].



A CD4046 (CMOS) PLL was therefore chosen to replace the 562N. The CD4046 uses a digital phase comparator to maintain lock [Ref. 7] and is specifically designed to operate with digital waveform inputs as are found in the PACER application. It also permits, with proper associated component design, operation over an extremely wide frequency range (by so-called frequency tracking) without loosing lock.

The changes which were made in the PLL and associated circuitry are shown in Figure 3. Both the PLL and the discrete component coupling circuits were changed. The replacement of the old coupling circuits with CMOS-to-TTL (4050B Buffer) and TTL-to-CMOS (7417 Drivers with pull-up resistors) matching devices was necessary because of the special requirements of the CMOS PLL with regard to interfacing [Ref. 7]. The detailed circuitry of the CD4046 (CMOS) PLL is shown in Figure 4. Specific details of the components are given in Appendix A.



IV. CHANGE TO ACQUISITION SOFTWARE

A. METHODS OF INPUT/OUTPUT

The two methods available under RTE-IVB for input and output are the "standard" method and Direct Memory Access (DMA). In both methods the software driver controls the initiation and completion of the I/O request. Figure 9 is a schematic representation of the hardware and software involved in an I/O request in the paced data acquisiton process. The standard I/O method requires that the software driver be entered for each data sample taken. In contrast, the DMA I/O method uses the "dual channel port controller" option of the 21 MX computer to bypass the requirement to return to the driver for each new data sample [Ref. 2]. Thus by using DMA, the time involved in executing the software driver for each sample is saved.

B. INCORPORATION OF DMA

The system software was changed so that DMA was used for the A/D I/O process. The DCPC option was added to the system in 1977. The driver DVR56 was subsequently modified by Hewlett Packard to permit DMA for I/O operation with the A/D converter. The use of the DMA feature required only that the proper parameters be specified in the CALL EXEC statement for the A/D converter. Table I lists the parameters,



with their meanings, for the CALL EXEC statements used to call the A/D converter and the PACER through the drivers DVR56 and DVR70 respectively. The parameter "N", which is passed in the call to driver DVR56, sets up the DMA option in the 21 MX I/O interface logic through the Dual Channel Port Controller (DCPC). The program A2D was written so as to use the DMA feature. A flow chart, listings, and parameters used in program A2D and the drivers DVR56 and DVR70 are given in Appendix B.



V. RESULTS

Tests were run to verify the linearity of the new CMOS PLL circuitry, to demonstrate the automatic lock on feature, and to determine the speed at which data was acquired. The tests were run using the test pulse generation circuit on circuit board #4 of the PACER. This circuit provides an electronically produced simulation of the 1/Rev and 1/Blade pulses that would ordinarily be received from the test rig. The test set up for the tests is shown in Figure 10. An external signal generator was used to provide the driving signal to the pulse generating circuit at the desired blade passing frequency. Appendix C gives detailed procedures for performing a simulation test run.

A. LINEARITY TEST

Figure 8 shows a comparison of PLL output pulses from the 562N PLL and the new CMOS digital PLL circuits. It can be seen that the new circuitry produces symmetric and evenly spaced pulses while the old PLL circuit does not.

A linear ramp test signal was input to the A/D converter on analog channel 0. The PACER test portion of program A2D was run calling for a survey across the simulated blade pair. The test was repeated for the old and new PLL circuits. Figures 11 and 12 show the output results from the PACER



using the old and new PLL circuits respectively. The apparent "bending" of the ramp test signal when seen as the graphed output from the old PLL method is due to the inherent non-linearity of the 562N PLL. The strict linearity of the CMOS digital PLL circuit was noted.

B. AUTO LOCK-ON TEST

The new CMOS digital PLL requires no lock-on procedures as did the 562N PLL [Ref. 1]. Tests were run to confirm that while varying the blade passing frequency, the new PLL remained in a locked-on condition. It was shown that within the design range of the PLL circuitry, any variation of blade passing frequency (RPM) was followed without error by the digital phase lock loop. Two separate PLL circuits were designed, each one covering a range of blade passing frequencies. One PLL circuit now covers the range from 250 Hz to 2.5 KHz. The other covers the higher range from 3 KHz to 11.1 KHz. The reasons for this division are explained in Appendix A.

C. TEST OF ACQUISITION TIME

Using the software methods used in Reference 1, a short test program calling for a specified number of data samples to be taken, was run. Clock time accurate to .1 millisec was recorded by the program just before the first sample and just after the last sample of data was acquired. The lapsed time for the total acquisition was output. It was shown that up to 10 revolutions of the machine rotor where required for each data sample to be taken.



After changing to the DMA software method described in section IV, similar tests were run. The results of these tests are shown in Table II. It was noted that the interval between samples was reduced to less than one revolution of the machine rotor.



VI. CONCLUSIONS AND RECOMMENDATIONS

The desired improvements in the paced data acquisition system were achieved; namely,

- (1) The speed of acquisition of successive data samples was increased to enable data to be sampled on every revolution.
- (2) The correlation between the position recorded for a paced data sample and the physical position of the probe with respect to the rotor at acquisition, was significantly improved through an improvement in the linearity and stability of the PLL and associated circuitry.
- (3) The manual adjustments previously required for each small range of RPM were entirely eliminated by the reported hardware modifications.

With the present hardware and software the PACER operates as fast as is possible given the constraint that the 21 MX computer operates always in the interrupt mode for all I/O operations. If the need arises to survey across a blade pair on one resolution and the computer can be dedicated to the single task of acquiring paced data, then the non-interrupt mode of 21 MX I/O processing could be used. This change would eliminate other users during the paced data program operation. It would require that the drivers DVR56 and DVR70



to be rewritten in assembly language and loaded into the RTE-IVB operating system by the system manager. It is noted however that the maximum data rate of 100,000 samples per sec cannot be exceeded using the present A/D converter.



Table I. CALL EXEC Parameters

To call the PACER (DVR70)

CALL EXEC (1, LU, IRPM, LEN, IBLADE)

Parameter	Meaning	Limits/Value
l LU IRPM LEN IBLADE	I/O device reference number RPM timing counts returned number IRPM of words passed data position indicator	1 19 N/A 0,1 0-35,584

To clear the PACER

CALL EXEC (3, LU)

Parameter	Meaning	Limits/Value	
3	clear the device	3	
LU	as above	19	

To call the A/D (DVR56)

CALL EXEC (1, IDRT, IBUF, N, ICHAN, ICODE)


Parameter	Meaning	Limits/Value
1 IDRT IBUFF N ICHAN ICODE	I/O device reference number data storage array name number of samples input channel number mode of A/D operation	1 20 dimension 256 1-99 0-15 0-7



Table II. Data Acquisition Times

Run Num	ber Samples	RPM	Time	Time/Rev	Time/Sample
Before DM	<u>A</u>				
1 2 3 4 5 6	100 100 20 20 500 500	7,500 8,000 30,000	1.61 1.60 .51 .45 9.51 9.50	.0035 sec. .0032 " .008 " .0075 " .002 "	.0161 sec. .016 " .025 " .0225 " .019 "
After DMA					
1 2 3 4	100 100 100 100	15,100 15,000 8,000 30,000	.398 .400 .750 .200	.00397 .004 .0075 .002	.00398 .004 .0075 .002
	Table	III.Compo	nents	Used in PACER	
COMPONENT	SCI	HEMATIC NU	JMBER	VALUE OR TYPE	PE NO. Low Board
Resistors		R1 R2 R3 R4 R5 R6 R7		10 ΚΩ 100 ΚΩ 1 ΜΩ 39 ΚΩ 12 ΚΩ 12 ΚΩ 10 ΚΩ	4.7 KΩ 100 KΩ 1 MΩ 47 KΩ 12 KΩ 12 KΩ 12 KΩ
Capacitor	S	Cl C2		50 pf 1.5 μf	.001 µf 1.5 µf
Counter Latch Comparato AND Gate Inverter Buffer Driver Phase Loc		Bl thru E Ll thru I Cl thru C Ul thru U Il, I2 Fl thru E Al thru E	18 14 13	74193 7475 9324 7408 7404 N4050 741	5 4 3 4 0 B 7 N





Paced Data Acquisition System Components Figure 1.







Figure 2. Schematic of PACER








Figure 3. Original and Revised PACER Circuits






Figure 4. CD4046 PLL Circuit Detail






Figure 5. EXEC CALL Flow Diagram



Figure 6. PACER Test Chassis








Figure 7. PACER Front Panel





(a) Digital PLL



(b) Analog PLL

Figure 8. Pulse Trains at Counter Bl for Analog & Digital PLL Circuits






Figure 9. Paced I/O Request Flow Diagram






Figure 10. Data Acquisition and Test Equipment






Figure 11. Ramp Test Data from Original PACER






Figure 12. Ramp Test Data from Revised PACER



APPENDIX A HARDWARE DESIGN DETAILS

A.1 INTRODUCTION

The PLL circuit is shown in detail in Figure 4. A listing of component values is found in Table III.

Two separate PLL circuits were designed and incorporated into the hardware; one for each of two frequency ranges. This was done in order to cover a very large total frequency range while maintaining fast response to changes in frequency [Ref. 7]. In the following sections the design procedure which was followed is documented.

- A.2 DIGITAL PHASE LOCK LOOP (CMOS) DESIGN

 The CD4046 digital PLL requires four areas of external design [Ref. 7].
 - (1) Selecting the timing capacitor C_1 which determines the center of the operating frequency range.
 - (2) Selecting the values of R_2 and ratio of R_1 to R_2 which determine the upper and lower bounds of the lock range.
 - (3) Selecting the ratios of R₃ to R₄, R₃ to C₂, and their values, which contribute to determine the damping ratio and settling time of the second order feedback loop.



(4) Interfacing the CMOS integrated circuit design with the TTL integrated circuits already in the PACER.

These areas are detailed in the following sections.

A.2.1 Timing Capacitor

In the following discussion, figures and pages are quoted with respect to Reference 8, the main source for design information. To begin the design a value of R2 was chosen within the limits listed on page 228 of Ref. 8. The value of C1 was approximated using figure 5(b) of Ref. 8. The value was then readjusted after testing to compensate for the effects of the following component values.

A.2.2 R1/R2

The chosen frequency range (fmax/fmin) was used to enter figure (c) of Ref. 8. The ratio Rl/R2 was obtained from the data in that figure using the design value of the supply voltage to the PLL. Knowing the ratio Rl/R2 and the value of R2 selected in section A.2.1, the value of R1 was obtained.

A.2.3 R3/R4/C2

The design of the loop low-pass filter was a trial and error iterative process because of effects from the counting circuits Bl and B2 present in the loop [Ref. 7]. The RC time constant of R3 and C2 determined the settling time of the loop while the ratio of R3 to R4 determined the damping ratio.



The nominal values found in Reference 7 were used initially and then these were adjusted to obtain what was considered to be the best loop response to changes in the input frequency. Loop response time was found by putting small but rapid perturbations on the test frequency, then noting the time to regain phase lock-on. By balancing the response time (required to be as fast as possible) against the settling time resulting from the loop damping ratio (at a minimum to maintain stability) across the frequency range, a satisfactory overall loop response was attained.

A.2.4 Interfacing

Due to the extremely high input and output impedances of CMOS integrated circuits, an interfacing buffer was needed between the CMOS PLL output from pin 3 and the TTL counter (Bl) input to pin 5 (Fig. 2). Also, interface drivers were needed between the outputs of TLL counters BlO and B2 and the inputs to the CMOS PLL at pins 14 and 3, respectively.

The buffer between PLL pin 4 and counter Bl pin 5 simply required wiring one of the unused buffers which were part of the N4050B Hex buffer chip already in the PACER. Since the N4050B used a +5 VDC supply, the required transition from PLL +15V logic level to the counter +5v logic level was made.

In order to transition from the TTL (+5v) logic level of counters BlO and B2 outputs to the required PLL input levels (greater than +7v for logic 1), two 7417N TTL drivers



were used with 12 K Ω "pull up" resistors on their outputs. This gave a high logic level of +15 ν and a low state current drain on the drivers of only 1.25 ma each, well within their fan out capability [Ref. 9].



APPENDIX B SOFTWARE DETAILS

This Appendix contains the following materials:

- B.1 ACQUISITION FORTRAN PROGRAM A2D [Ref. 10]
 - B.1.1 Program A2D Flow Chart
 - B.1.2 Program A2D Listing
 - B.1.3 Program A2D Parameter Listing
- B.2 SOFTWARE DRIVERS [Ref. 11, See Note 1]
 - B.2.1 Flow Chart
 - B.2.2 Pacer Driver DVR 70
 - B.2.3 A/D Driver DVR 56

Notes on Software Drivers

- Copyright: The drivers DVR 70 and DVR 56 are copyrighted by the Hewlett-Packard Company, 1978. Approval for reproduction granted by Hewlett-Packard 22 May, 1981.
- 2. The driver flow chart in B.2.1 is a simplified diagram which shows the basic process for a typical driver. DVR 70 contains a series of steps which pass IBLADE (output) and a section which receives IRPM (inputs). The initiator section first outputs IBLADE to the PACER. After that, control is returned to the Central Interrupt Controller to await the PACER interrupt signal indicating it has IRPM ready to output. When the interrupt occurs, the completion section of DVR 70 is entered and IRPM is passed.



DVR 56, on the other hand, has only the input function to complete. It accomplishes this task as the standard driver indicated in the flow chart B.2.1. The beginning of DVR 56 configures the DMA feature of the RTE-IVB [Ref. 2].



RETURN



B.1.2 Program A2D Listing

```
T=00004 IS ON CR00028 USING 00009 BLKS R=0000
  &A2D
 0001
0002
0003
0004
0005
                                       FTN4,L PROGRAM A2D
                                                                PACED DATA ACQUISITION
  0006
   0008
                                                                                                                                            OPERATION AND TEST PROGRAM
   0009
 0009
0011
0012
0013
0014
0015
0018
                                                P. A. MCCARVILLE APRIL 1981

COMMON IRPM
INTEGER CHANL, AVERG, SURVEY, MODE, PAIR, POSIT, OFFSET

WRITE (1,95)

*" 1=DATA 0=TEST")

READ (1,*)ITEST

IF (ITEST EQ. 1) GO TO 96

CALL ADTES(IGGB)

CONTINUE
CONTINU
                                                                                                                                      P. A. MCCARVILLE APRIL 1981
 0019
0020
0021
0022
9022345
000225
000225
000229
00023327
0003327
  0033
0034
0035
0036
0037
 0038
0039
0040
0041
0042
0043
0044
0045
  0046
  0048
0049
0051
0053
0053
0055
0055
0057
0059
                                                     GO TO 107
104 MODE=1
WRITE (1,
                                                   104 MODE=1

MRITE (1,14S)

145 FORMAT(" WHICH BLADE PAIR DO YOU WISH TO SEE ? LIMITS",

"1-9")

READ (1,*) PAIR

WRITE (1,16S)

165 FORMAT(" DO YOU WANT TO OFFSET THE SURVEY ? 1=YES 0=NO")

READ (1,*) OFFSET

IF (OFFSET .EQ. 0) GO TO 107

WRITE (1,166)

166 FORMAT(" ENTER % OFFSET. (WILL DELAY START % OF 256)"

*" CHOICES- 50, 25, 12, OR 6")

READ (1,*) OFFSET

107 WRITE (1,170)

170 FORMAT(" IS A/D CONVERTER ON ? IS TEST SET-UP READY ?",

*" 1=YES 0=NO")

READ (1,*)N8
  0060
0061
0063
0064
 0056
0067
0068
0069
                                                   *" 1=YES 0=NO")

READ (1,*)N8
IF (N8 : EQ. 0) GO TO 107
175 CALL RPACE (CHANL, AVERG, SURVEY, MODE, PAIR, POSIT, OFFSET, N2)
176 WRITE (1,177)
177 FORMAT(" DO YOU WISH ANOTHER RUN ? 1=YES 0=NO")
READ (1,*) N3
IF (N3 : EQ. 1) GO TO 90
479 MRITE (6,168)
0070
0071
0072
0073
0074
0075
0076
  0078
```



```
168 FORMAT(25X,">>> END OF RUNS (((",//) 999 STUP
0079
0 3 9 11
0.084
             FND
            SUBROUTINE RPACE (ICHAN, IAVG, ISURV, IMODE, IPAIR, CIPOSIT, IOTES, N2)
11083
11 (194
          0111115
0 085
0 085
                  DATA ACQISITION SUBRUUTINE
             REAL SRVPT(256)
DIMENSION IBUFF(99), TTIME(5)
N=10VG
0.01333
DHESS
11000
64.1
          0003
0.024
11025
0095
0097
0098
                               COCCO
111129
                          SINGLE POINT ACQUISITION
0110
111111
             0102
0103
0104
        THEADE=JHLADE=1000008

100 CALL FXEC (3,19)
CALL EXEC (1,19, IRPM, 1, IRLADE)
CALL FXEC (1,20, IRBFF, N, 1CHAN, 0)
DO 110 (=1, IAVG
REUFF=RRUFF+FLOAT(IBUFF(I))/32768.
PIDATA=RRUFFFLOAT(IBUFF(I))/32768.
GO 10 19%
0105
01.05
0107
01(0)
0109
0110
0111
0112
          DOCCO
0114
0114
                 SURVEY ACROSS BLADE PAIR ACQUISITION
0116 \\ 0117
         120 16 (10665 160.0) 60 70 125
LOFES=100/IOFFS
GO 10 122
0110
0126
             10FFS=1
        0122
0122
0123
0126
0126
0128
0128
0131
        REUFF=0.0
DO 130 K=1,N
130 REUFF=REUFF+FLUAT(INUFF(I))/32768.
DATA=REUFF+TLUAT(INUFF(I))/32768.
140 SRVP1(J)=DATA
0132
0133
0134
0135
                       DUTPUT TABLES/PRINT
        01.55
01.36
01.37
01.38
01.39
0141
0142
0143
11144
0145
01.46
0117
0148
0149
9150
0151
0152
0153
8154
#155
             END
             SUBROUTINE ADTES(IGCB)
          TEST OF THE PACED DATA ACQUISITION
                                  SYSTEM
0156
             COMMON TRPM
0158
             DIMENSION IGCB(192)
```



```
0159
0160
0161
0162
0163
0164
0165
0166
0166
0168
0169
0170
0171
0172
0173
0174
0175
0177
0178
0179
0180
0181
0182
0183
                                             28 UNL 45 J=1,120T(IVUL...

45 RVOLT(J)=FLOAT(IVUL...

LU=13
ID=2
CALL PLOTR(IGCB,ID,1,LU)
CALL SETAR(IGCB,1.5)
CALL SETAR(IGCB,1.5)
CALL WIEWP(IGCB,20.,140.,20.,80.)
CALL WINDW(IGCB,0.,128.,0.,1.)
CALL ERID(IGCB,1)
CALL LGRID(IGCB,-2...05,0.,0.,1.)
CALL MOVE(IGCB,1.,RVOLT(1))
DO 55 K=2,128
EX=FLOAT(K)

55 CALL DRAW(IGCB,EX,RVOLT(K))
CALL VIEWP(IGCB,0.,150.,0.,100.)
CALL WINDW(IGCB,0.,150.,0.,100.)
CALL WINDW(IGCB,0.,150.,0.,100.)
CALL WINDW(IGCB,4.,70.)
CALL WINDW(IGCB,-10,0.)
CALL LABEL(IGCB)
WRITE(LU,160)

160 FORMAT("PACED RAMP TEST DATA")
CALL PLOTR(IGCB,ID,0)
RETURN
END
001188890123456789012345
11888890123456789012345
001111879999901222222
001111122222222
0206
```



B.1.3 Program A2D Parameter Listing

CHANL/ICHAN The A/D analog input channel to be sampled.

AVERG/IAVG The number of samples per position to be

averaged.

SURVEY/ISURV Survey/single position selection

MODE/IMODE Paced/free run-normally 1

PAIR/IPAIR The pair of passages selected

POSI/IPOSIT The position within the pair of passages

OFFSET/IOFFS To start the survey later than position #1

within the pair passages. Entered as % of

256.

IRPM See Table I

IBLADE See Table I

IBUFF The name of the set of digital data

storage locations

N2 Test number that date

RBUFF Floating point data storage


PTDATA/DATA The data value at the selected point

SRVPT The array holding the data surveyed

IGCB Graphics control block, graphics package

usage nonaccessible.





B.2.1 Flow Chart



B.2.2 Pacer Driver DVR 70

PAGE AGE2 #01

8:35 AM FRI., 4 AUG., 1978

```
9091
                     4548.R.L
anaz
     00000
                           NAM DVP70.0 NPGS RPACE RTE DRIVER PEV. 780724 JDM
0003
                           ENT T.70.C.70,C.XX.I.XX
000 - *
          DRIVER FOR NAVAL POSTGRADUATE SCHOOL MOTEREY CA.
0005*
0006+
          AUTHOR: JIM MOPRIS MEFLY SANTA CLARA 408-996-9800
2227 +
9008*
          THIS ATE DRIVER WILL OHTPUT A BLACK NUMBER TO
          THE PACER AND PETURN THE RPM VALUE
99994
2010+
7P11+
          CALLING SEQUENCE:
          CALL EYEC(1, LU, IPPM, LEN, IBLANE) >>>> NORMAL INPUT (READ)
9912+
                   LH
MA13+
                          = LOGICAL UNIT NUMBER OF PACER
                   IPPH
0014+
                           # RETURNED RPM VALUE FROM PACER
                   LFN
MP15+
                          = 1 (NORMAL), = 0 (NOP - IMMED. COMPLETION)
                    IRLADE = PACER RLADE NUMBER (16 BIT INTEGER)
9916±
0017×
          CALL EYEC (3, LU1 >>>> CLEAR CONTROL ON PACER
3018+
2019*
ande abana andere 1.70 NOP
                                         ENTER INITIATION SECTION
1021
     gangs ciacean
                           JSR SETIO
                                         CONFIGURE I/O INSTRUCTIONS
      PP 302 181865
                           LDA FOT6, I
                                         GET CONTROL WORD
9922
0023
      99993 012195R
                           AND R3
                                         TSOLATE REQUEST TYPE
                           CPA RI
                                         INPUT?
2024
      00004 0521069
2025
      90895 928923P
                           IMP D.X1
                                          YES - DOIT
0026
      99906 052105P
                           CPA P3
                                         CONTROL?
                                         YES - DOIT
A=1 T.F. WRITE TO DEVICE NOT ILLEGAL
9427
      MACHT TERMISE
                           JMP CNTRL
3228
                          LOA PI
      00010 060106R
7624
     00011 126000R
                          JMP 1.70.1
                                         ERROR PETURN TO TOC
9039+
9931+ CHECK FOR CLEAP CONTPOL AND NO SUBFUNTION BITS SET
9932+
9033
     00012 161665 CNTRL LD4 EGT6.I
                                         GET CONTROL WORD
     00013 0101100
0034
                           AND B3700
                                         ISOLATE SUBFUNCTION BITS
0035
     19014 402002
                           SZA
                                         ANY SET?
9036
      90715 0250218
                           JMP REJCT
                                          YES, REJECT AS ILLEGAL CONTROL PERHEST
9937
      00016 106700 T.O.
                           CLC SC
                                          NO, CLEAR DEVICE AND RETURN
85NB
      20117 8621118 RT9N
                                         IMMEDIATE COMPLETION A=4
                          LDA R4
2030
      100500 025001
                                         SKIP LOAD OF ERROR COME A=2 (BAD CONTRO
                           RSS
      MOM21 MEDITA REJET LOA RE
7040
                                         PEJECT ERROR A=2
9941
      00322 12600WR
                          JMP 1.70.1
                                         RETURN TO TOC
0012+
0043+ PROCESS READ REQUEST
7044
0245
     00023 161667 D.Y1
                          LD4 FOT8.I
                                         GET BUFFER LENGTH
                                         CHECK IF = 0
204E
     04024 002002
                           SZA
                                          NO, NORMAL PROCESS (1 WORD WILL BE INPL
0447
      90025 928030P
                           JMP 0.Y3
      09026 996409
                                           YES, B=0 (TRANSMISSION LOG)
9944
                          CLR
                          JMP PTPN
7949
      90927 C260179
                                          RETURN TO ICC
9959*
2051 * SETUP CONTINUATOR TO RETURN THIS SECTION
9052*
2053
     98638 6621848 D.X3 LDA P2
                                         ADJUST ADDRESS
0054 00031 072035R
                          STA C.70
                                         STUFF INTO CONTINUATOR RETURN
9955 99932 926946R
                          JMP D.Y2
                                         ENTER CONTINUATOR SECTION
```



```
0056*
9857 + MORMAL RETURN TO ICC NOW
0058×
90.59
     GROSS GROADE TEXIT CLA
                                        A=0 (ALL IS WELL)
3050 00934 125000R
                        JMP 1.70.1
                                        RETURN TO TOC
MARI +
MERC* CONTINUATION/COMPLETION SECTION
0053 t
7854
     00035 000000 C.70
                                        FNTER CONT.
                          MOP
                          JSA SETIO
MURS
     nonse dieses
                                        COMPTGURE 1/0
MARS
      00037 161668
                          LOA EGTI.I
                                        CHECK FOR SPURIOUS INTERPUPT
      BABAB 3121129
                          AND MASK
9687
                                        ISOLATE I/O REQUEST LIST POINTER
BARR
      22041 002002
                          SZA
                                        IS A REQUEST IN PROGRESS?
2069
      99942 025954R
                          JMP 1.3
                                         YFS, GC DO IT
      20243 171774
                          STA FOT15, I
0070
                                         NO, ZERO TIME-OUT CLOCK
9071
      1004A 3360350
                          157 C.70
                                        ADJUST RETURN TO P+2 (CONTINUATION)
0072
                          JMP C.79.I
      70045 125035P
                                        RETURN TO CIC
7073*
9074+ OUTPUT CONTROLL WOOD (RLADE NUMBER)
3475+
76176
     30048 151678
                   n. Y2
                          LDA FOTS.I
                                        GET BLADE NUMBER
                    T.XX
2077
      пря47 пяприя
                          NOP
                                        <<<<  PERUG ENTRY POINT >>>>
76.78
      78850 162600
                    1.5
                          OTA SC
                                        OUTPUT TO DEVICE
                          STC SC.C
TS7 C.70
                                        THEN ON DEVICE
9079
      00051 103700
                    1.2
     00052 035035R
2020
                                        ADJUST PETURN TO P+2 (CONTINUATION)
                          JMP C.70.1
9881
      00053 1250350
                                        RETURN TO CIC
9082+
MARS+ COMPLETION SECTION
OWR4+
9025 02254 102520
                                        GET RPH FROM PACER
                          LIA SC
                   1.3
9800
                          LDA FOTT, I
      P7755 165656
                                        GET RPM BUFFER ADDRESS
                    r.YX
9087
     PROPER APPROR
                          MOP
                                        STUFF INTO USER RUFFFR
8000
     00057 170001
                          STA B.I
9039
                                        SET AER, ALL IS WELL RETURN CODE
      09060 302400
                          CLA
                                        SET B=1, TRANSMISSION LOG (1 HORD INPUT)
NONE
      99961 996494
                          CLR, INB
0001
      PAPES 125792
                          CLC SC
                                        CLEAR DEVICE
                          JMP C.70, I
79.92
      PP063 1264359
                                        PETURN TO CIC, COMPLETE
9993+
1804+ CONFIGURE TIO INSTRUCTIONS
9005+
ande dansy acoung SETIN NOP
                                        FNTRY TO SUBROUTINE
9497 94965 9521929
                         CPA PIO
                                        A=SC OF I/O DEVICE, CHECK IF CONFIGURED
9098 90066 126064P
                          JMP SETIO, I
                                         YES. BYPASS CONFIGURATION
9009 99067 9721929
                          STA PIO
                                        SAVE CURPENT I/O CHANNEL NUMBER
9100 99770 030103R
                          TOR LIA
                                        COMBINE LIA WITH I/O
0101 00071 0720549
                          STA T.3
                                        STORF IT
9192
     90072 042113P
                                        MAKE OTA INSTRUCTION
                          404 8100
0133
     00073 070050P
                          STA J.1
                                        STORF IT
                                        MAKE STOIC INSTRUCTION
91114
     PUC74 P42114R
                          404 R1100
0105
     90975 9729517
                          3TA 1.2
                                        STORE IT
M186
      99978 932115R
                          TUR RAMAN
                                        MAKE CLC INSTRUCTION
7107
      00177 072016Q
                          R.T ATP
                                        STORF IT
      90100 9720K20
                          STA I.A
                                         AND AGAIN
8010
2109
      20191 126064R
                          JMP SETIO, I
                                        RETURN FROM SUBROUTINE
0110+
```



```
7111+ COMSTANTS/STORAGE/LINKS
7112*
9113
      AAAAA
                     Α
                           EQU Ø
3114
      90001
                     R
                           EQU 1
2115
      garge cures
                     PIC
                           OCT A
                                             CURPENT I/O SFLECT CODE VALUE
7115
      PRESSO
                     ٩C
                           EGH @
                                             DIMMY SELECT CODE
                           LIA SC
      PR103 102500 LIA
7117
                                          INPUT FROM DEVICE INSTRUCTION
P118 00104 0000329 P2
                           DEF IEXIT-1
                                          RETURN POINT IN INITIATION SECTION
                           CCT 3
0119 00105 000003 93
2120
                     R1
      20106 000001
                           OCT 1
      90107 900092 82
                           OCT ?
3121
7122
      00110 003700 83790 OCT 3700
0123 00111 000004 84
                           OCT 4
7124 99112 977777
                    MASK
                          OCT 77777
                                          MASK OFF BIT 15
3125 00113 300100
                    8100 OCT 100
3126
      00114 001100 B1120 OCT 1100
3127
      99115 904090 84900 PCT 4000
0128+
0129 * PASE PAGE COMMUNITIONS AREA DEFINITIONS
0170+
                           FQII 16598
0131
      01550
                                          DEFINE START OF COMM AREA
                           FQII +8
2112
                     FQT1
      21560
                           FQII .+9
FQII ,+10
7133
      B1861
                     FUT2
9134
      01562
                     FRT3
                           FGII ,+11
@135
      21663
                     FOT4
      01564
                           FQII
                               .+12
0136
                     FOT5
0137
      01565
                    FOT6
                           EOH
                               .+13
                           FOIL ,+14
0138
      01666
                     EQT7
                           F011 .+15
7139
      M1867
                     FOIS
                    FOT19 FQII .+16
      01870
3140
                    FOT11 EQU .+18
@141
      21571
3142
      01572
                     FOT12 FOIL +81
FOT13 FOIL +82
2143
      21771
                    FQT13 FQU +82
FQT14 FQU +83
FQT15 FQU +84
7144
      91772
7145
     21773
2146
     71774
@147
                     STZE FOIL +
      00116
0148
                           END
** MO EPROPS *TOTAL **RTE ASMB 92067-16011**
```



```
ADVR56 T=00003 IS ON CR00002 USING 00024 BLKS R=0000
0001
0002
0003
0004
0005
0006
0007
                         ASMB,R,L,B,C DVR56 JUNE,71

HED (2310/2311 SUBSYSTEMS RTE DRIVER)
NAM DVR56
ENT I.56,C.56
SPC 1

* FORTRAN. CALL: CALL EXEC (1.IDRT,IBUFF,N,ICHAN,ICODE)

IDRT SUBSYSTEM DEVICE REFERENCE NUMBER
* IBUFF INTEGER ARRAY (DATA STORAGE BUFFER)
N NUMBER OF CONVERSIONS (DATA POINTS)

* ICHAN CHANNEL NUMBER
* ICCDE: SUBSYSTEM/MODE:

* 0
2311 DIG ENCODE

* 1
2311 SEQ PACE

* 2
2311 SEQ PACE

* 4
2311 DIG FREE

* 5
2311 SEQ FREE

* 7
2310 DIG

* 7
2310 DIG

* 7
2310 DIG

* 7
2310 SEQ

* SPC 1
 0009
001123
001123
001123
00114
000117
000117
0001223
0002225
0002225
0002225
0002225
000225
000225
000225
                                       SPC 1
INITIATION SECTION
SPC 1
SPC 1
SPC 1
SPC 1
SPC 1
                          *
                          I.56
                                      SPC 1
CONFIGURE INITIATION SECTION IO
SPC 1
STA B
SAVE IO ADDRESS
IOR OTA
CONFIGURE
STA 1012
STA 1013
STA 1013
STA 109
STA 109
STA 1015
STA 1015
STA 1016
ADA = B300
STA 107
INSTRUCTION
                                                                                                                                                    ADDRESS
0030
0031
0032
0033
0033
0035
0037
0038
0039
0040
                                                    STA 107
ADA =8600
                                                                                                                                  INSTRUCTIONS
                                     ADA = B600

STA I010

STA I014

LDA CHAN

IOR OTA CON

STA I02 CON

ADA = B1100

STA I08

ADA = B176774

STA I05

ADA = B4000

STA I03

XOR = B4100

STA I04

STA I06

ADA = B4104

STA I06

ADA = B4104

STA I011

SPC I

LDA EQUEST CHECK

SPC I

LDA E0T6, I REA

CPA = B17
CONFIGURE
                                                                                                                      DMA
                                                                                                                             IO
                                                                                                                                   INSTRUCTIONS
                                                                                                                READ
                         LDA EGT6,I

CPA =B1

JMP *+3

ERROR CLA,INA

JMP I.56,I

LDA EGT8,I

CMA,INA

SSA,RSS

JMP ERROR

SPC 1
                                                                                                                YES
NO - REJECT
RETURN
NUMBER OF REQUESTED
DATA POINTS CREATER
THAN ZERO?
                                                                                                                NO - GO TO REJECT
0067
0069
00071
00072
00072
00077
00077
00077
                                      CONSTRUCT DMA CONTROL WORD
                          *
                                                                                                               INITIALIZE SWITCH
TO 2310 OPERATION
IO ADDRESS INTO A
ADD CLC OPTION
CODE WORD INTO B
6 OR 7? I.E., 2310?
YES
                                                   CLA,CCE
STA W1011
LDA B
                                                   LDA B
ADA = B20000
LDB EGT10,I
ADB = D-6
CCE,SSB
JMP .2311
STB D0.S1
                                                                                                                     NO, 2311 OPERATION
ET TO 2310 SEQ OR DIG MODE
 0078
```



```
ELA, RAR
JMP 102
SPC 11011
LOB EB2
RSSS RSS
ELA, RAR
STELA TEMP
STELA TEMP
 0079
0080
0081
0082
0083
0084
                                                                                                                                                                                                                                                                                                                                                                               ADD STC OPTION
                                                                                                                                                                                                                                                                                                                                                                               SET SWITCH TO 2311 OPERATION
CODE WORD INTO B
IF CODE O OR 2,
ADD STC OPTION
                                                                                           .2311
 0086
0087
0088
                                                                                                                                                                                                                                                                                                                                                                               SAVE DMA CONTROL WORD
   0089
0099
00992
000993
000995
000995
000999
01002
01002
                                                                                                                          SPC 1

CONSTRUCT A/D CONTROL WORD
SPC 1

LDA EQT9, I CHANNEL $

LDA EQT9, I CHANNEL $

LDA EQT9, I CHANNEL $

LODE CONTROL CON
                                                                                                                                                                                                                                                                                                                                                                               CHANNEL # TO A
                                                                                        I016
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     PROGRAM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                COMMAND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     * 0000CH
0100CH
040000
050000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            DIG ENCODE
PACE
SEO ENCODE
SEO PACE
DIG FREE
SEQ FREE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0200CH
                                                                                                                                                                        RER
                                                                                                                                                                       CLA
OTA A.2.D
LDA =B40000
SPC 1
RBL
                                                                                    IOi
                                                                                                                                                                                                                                                                                                                                                                         RESET A/D CONVERTER
 0105
0105
0106
0107
0108
                                                                                        SINGL
                                                                                                                                                                       SSB
ADA = B10000
RBR, SLB
ADA = B20000
STA B
SKP
                                                                                                                                                                                                                                                                                                                                                                         PACER ENABLE BIT
AHEAD
                                                                                                                                                                                                                                                                                                                                                                         FREE RUN BIT
                                                                                                                            OUTPUT COMMAND WORDS TO DMA AND A/D SPC 1
                                                                                                                                                                     TEMP
OTA DEMA
TE
                                                                                                                                                                                                                            TEMP
                                                                                                                                                                        LDA
                                                                                                                                                                                                                                                                                                                                                                           CW1 TO DMA
                                                                                                                                                                                                                            EQT7, I
=B100000
                                                                                                                                                                                                                                                                                                                                                                           BUFFER ADDRESS TO A DMA INPUT BIT CW2 TO DMA
                                                                                      I04
I05
                                                                                                                                                                                                                                                                                                                                                                         WORD COUNT (BUFF LENGTH)
NEGATIVE TO OUTPUT TO DMA
CW3 TO DMA
TURN OFF INTERRUPT
2310 OR 2311 OPERATION?
2311
                                                                                      106
                                                                                  I07
I09
I010
                                                                                                                                                                                                                                                                                                                                                                         ACTIVATE
A/D CONVERTER
ACTIVATE DMA
                                                                                      108
                                                                                                                                                                       STC DMA,C
CLA
CPA DUMMY
JMP I.56,I
CLC DMA
LDB INTBA
LDA CHAN
CPA = D7
INB
INB
                                                                                                                                                                                                                                                                                                                                                                           RETURN
                                                                                    IOii
01443
01443
0114447
001447
001447
00115
0115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
00115
001
                                                                                                                                                                     LDA B,I

IOR =Bi000000

STA B,I

STF 0

CLA

JMP I.56,I

SPC 1
                                                                                                                                                                                                                                                                                                                                                                           NORMAL
                                                                                                                                                                                                                                                                                                                                                                           RETURN
                                                                                                                                                               SPC 1
LDA EQT9, I
OTA A.2.D
ELA, RAR
OTA A.2.D, C
STC A.2.D, C
LDB DO.S1
SZB, RSS
JMP, IO15
CLE, INA
                                                                                                                                                                                                                                                                                                                                                                       CHANNEL # TO A
OUTPUI RANDOM MODE
SET DIGITIZE MODE
OUTPUT DIG MODE
ACTIVATE 2310
DIG OR SEQ?
                                                                                    .2310
1012
                                                                                    1013
                                                                                        1014
                                                                                                                                                                                                                                                                                                                                                                                      DIGITIZE
SEQUENTIAL
   0158
```



```
ELA,RAR
IOR =B40000
OTA A.2.D
JMP IO8
SKP
SET SEO MODE
OUTPUT NEXT MODE
                                                                                                          1015
                                                                                                                                  COMPLETION SECTION
                                                                                                                                                                                                                                                                    1
                                                                                               C.56

NORAC DEBTA

STORAC DEBTA

LOTAR ACCE

LOTAR BRES

CONSTRACT

STORAC DEBTA

LOTAR BRES

CONSTRACT

CONSTRACT

STORAC

CONSTRACT

CONSTRACT

STORAC

CONSTRACT

CONSTRACT

STORAC

CONSTRACT

CONSTRACT

STORAC

CONSTRACT

STORAC

CONSTRACT

CONSTRACT

STORAC

STORAC
                                                                                                        C.56
                                                                                                                                                                                                            NOP
                                                                                                                                                                                                                                                                                                                                                                                                                                                CONFIGURE
CLC DMA INSTRUCTION
                                                                                                                                                                                                                                                                                                                                                                                                                                              A/D ADDRESS
TO A
CONFIGURE OTA A.2.D
INSTRUCTION
TURN OFF
PACER
                                                          JRE 0

RUCTIO,

PACER

TRANSMISSION

TO B

RETURN COMPLE

SPC 3

10 EGUU 0

DMA EGUU 0

B EQUU 1

**

SYSTEM BASE PAGE COMMUNICATION AREA

B EQUU 1

**

SYSTEM BASE PAGE COMMUNICATION AREA

B EQUU 1

**

SYSTEM BASE PAGE COMMUNICATION AREA

B EQUU 1

**

SYSTEM BASE PAGE COMMUNICATION AREA

B EQUU 1

**

SYSTEM BASE PAGE COMMUNICATION AREA

B EQUU 1

**

SYSTEM BASE PAGE COMMUNICATION AREA

B EQUU 1

**

SPC 1

N EQUU ++11

N EQUU ++15

T9

T10 EQUU ++15

T9

T10 EQUU ++4

Y SPC 3

END
```



APPENDIX C

PACED DATA ACQUISITION USERS MANUAL

The two sections of this Appendix describe the use of program A2D for both (C.1) System Verification and (C.2) Test Data Acquisition.

C.1 SYSTEM VERIFICATION

In order to verify the complete paced data acquisition system (software and hardware), the following steps should be followed using the equipment shown in Fig. C.1.

C.1.1 Procedure

A WaveTek 142 signal generator or equivalent should be used to drive the test pulse feature of the PACER.

- (1) Connect the "sync" output of the signal generator to the "sync" input on the PACER panel (Fig. 7).
- (2) Connect the 50 Ω output of the WaveTek to the A/D analog channel to be tested (normally 0) and to the oscilloscope.
- (3) Turn on the A/D converter.
- (4) Set the WaveTek panel switches to produce a ramp voltage of 1 volt maximum peak amplitude from the 50 Ω output.
- (5) On the PACER front panel connect the jack marked "BL" INPUT to the jack marked "BL" OUTPUT. Do



- the same for the jacks marked "REV" INPUT and "REV" OUTPUT.
- (6) Make sure "PACER ON" switches are in the "ON" position.
- (7) Ensure that the Card #3 with the frequency range encompassing the blade passing frequency set on the WaveTek generator is installed in the PACER. If necessary remove the front panel air vent and replace Card #3 with the proper range card. Card #3 is shown in Figure 7.
- (8) Turn on the PACER power switch and verify that the red pilot lamp is lit on the front panel.
- (9) Log on the 21MX computer following the directions in the TPL Data Acquisition Manual.
- (10) Once logged on, mount cartridge 28. Turn on the plotter and select the desired pen. Call up the Acquisition (Fortran) Program A2D with the command RP, A2D. Run the program with the command RU, A2D. The interactive program will prompt the user for responses. The responses are explained in the prompts which are given at the terminal. The prompts are as follows:
 - (a) System test or data run: enter \emptyset .
 - (b) Simulated blade pair to survey: enter any number 1-8.
 - (c) Is test set-up ready: if yes-enter 1, if noenter Ø.



After prompt (c) is answered yes, and if the test is successful, the plotter will plot the same ramp signal that was set on the oscilloscope in C.1.1 step 4 (Fig. 12). The linearity and smoothness of the ramp signal indicate the degree to which data acquired under pacer control agree with the analog data input to the A/D converter.

C.2 TEST DATA ACQUISITION

In order to acquire paced data from the compressor (or other) test rig, the following steps should be followed with the equipment shown in Fig. C.1.

C.2.1 Procedure

- (1) Cables to the PACER from the optical timing wheel on the test machine should be connected as shown in Fig. C.2. Verify the transducer input connections to the A/D converter at the A/D junction box.
- (2) Turn on the A/D converter. Turn on the signal conditioner.
- (3) Log on the 21MX computer following directions in the TPL Data Acquisition User's Manual. Call the Acquisition (Fortran) Program A2D by using the command RP, A2D. Then run the program by issuing the command RU, A2D.
- (4) The interactive program will prompt the user for the following:



- (a) System Test or Data Run: enter 1.
- (b) Test number enter integer.
- (c) Do you wish prompting: Yes enter 1, no - enter Ø.

From this point on, the program prompts are self-explanatory.

- (5) At the completion of the data acquisition, the data values are printed out as shown in Table C-I.
- (6) The final prompt will ask if another run is desired.

C.2.2 Data Storage

The survey data acquired in the program A2D is contained in the data memory locations SRUPT (J) where J=1-256. The program A2D may be modified to output the data as desired by the user or to pass the data to a user-written subroutine for analysis.



Table C-1. Paced Data Output from Program A2D THIS IS TEST # 5 RUN ON JULIAN DATE 149 1981

PACED SURVEY DATA

$\begin{array}{c} + \omega_4 \partial_1 \nabla_2 \nabla_2 \partial_2 \nabla_3 \nabla_4 \partial_3 \partial_4 \partial_4 \partial_4 \nabla_4 \nabla_2 \nabla_2 \nabla_3 \nabla_4 \nabla_4 \nabla_4 \nabla_5 \nabla_5 \nabla_5 \nabla_5 \nabla_5 \nabla_5 \nabla_5 \nabla_5 \nabla_5 \nabla_5$	64453
- 0140.4C @@@C 400.001-0140.4C @@C 400.001-0140.4C	44921
10000000000000000000000000000000000000	42968
40000000000000000000000000000000000000	56640
1004407829292929292929292929292929292929292929	70312
100 400 000 000 000 000 000 000 000 000	85937
0 UNA R & & & & & & & & & & & & & & & & & &	9960966
04504000000000000000000000000000000000	09375

COMPRESSOR RPM FOR THIS RUN WAS 18541.4







Figure Cl. Data Acquisition and Test Equipment








Figure C2. Cable Connections for Test Data Acquisition



LIST OF REFERENCES

- 1. West, J. C., <u>Digital Programmable Timing Device for</u>
 Fast Response Instrumentation in Rotating Machines,
 M.S.A.E. Thesis, Naval Postgraduate School, Monterey,
 California, 1976.
- 2. Hewlett-Packard Reference Manual, HP21MX Computer Series, HP02108-90002, June 1976.
- 3. Geopfarth, R. N. <u>Introductory Guide for Users of RTE-IV</u>, TPL Technical Note 79-01, TPL, Monterey, California, 1979.
- 4. Hewlett-Packard Reference Manual, RTE-IVB Programmer's Reference Manual, HP92068-90004, January 1980.
- 5. Hewlett-Packard Operating and Service Manual, Analog to Digital Converter, 5610A, 05610-91999, January 1972.
- 6. <u>Signetics Catalog</u>, Signetics Corporation, Copyright 1977.
- 7. Lancaster, D., CMOS Cookbook, Howard W. Sams & Co. Inc., 1977.
- 8. RCA Solid State Databook, <u>COS/MOS Digital Integrated</u> <u>Circuits</u>, SSD-203B, Copyright 1973.
- 9. Lancaster, D., TTL Cookbook, Howard W. Sams & Co. Inc., 1974.
- 10. Hewlett-Packard Reference Manual, RTE FORTRAN IV Reference Manual, HP92060-90023, March 1980.
- 11. Hewlett-Packard Programming and Operating Manual, RTE Operating System Drivers Writing Manual, HP92200-93005, May 1978.



INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Technical Information Center Cameron Station Alexandria, Virginia 22314		2
2.	Library, Code 0142 Naval Postgraduate School Monterey, CA 93940		2
3.	Department Chairman, Code 67 Department of Aeronautics Naval Postgraduate School Monterey, CA 93940		1
4.	Director, Turbopropulsion Laboratory, Code Naval Postgraduate School Monterey, CA 93940	67Sf	1
5.	LCDR J. C. West 6229 Hanley Corpus Christi, TX 78412		1
6.	Turbopropulsion Laboratory Code 67 Naval Postgraduate School Monterey, CA 93940	:	15
7.	Dr. Gerhard Heiche Naval Air Systems Command Code AIR-310 Department of the Navy Washington, D.C. 20360		1
8.	Dr. A. D. Wood Office of Naval Research Eastern/Central Regional Office 666 Summer Street Boston, MA 02210		1
9.	LCDR P. A. McCarville 8151 Alton Dr. Lemon Grove, CA 92045		1



Thesis

193686

66 McCarville

c.1

Hardware and software improvements to a paced data acquisition system for turbomachines.

Thesis

193686

M166E

McCarville

c.1

Hardware and software improvements to a paced data acquisition system for turbomachines.

thesM1666
Hardware and software improvements to a 3 2768 002 12313 5 DUDLEY KNOX LIBRARY